

a

# Complete 12-bit, 40MSPS Monolithic A/D Converter

## AD9224

### FEATURES

**Monolithic 12-bit, 40MSPS A/D Converter**  
**Low Power Dissipation: 390mW**  
**Single +5V Supply**  
**No Missing Codes Guaranteed**  
**Differential Nonlinearity Error:  $\pm 0.5$  LSB**  
**Complete: On-Chip Sample-and-Hold Amplifier and Voltage Reference**  
**Signal-to-Noise and Distortion Ratio: 65 dB**  
**Spurious-Free Dynamic Range: 73 dB**  
**Out of Range Indicator**  
**Straight Binary Output Data**  
**28 Pin SSOP/28 Pin SOIC**  
**200 MHz Input Bandwidth**

### PRODUCT DESCRIPTION

The AD9224 is a monolithic, single supply 12-bit, 25MSPS Analog to Digital Converter with an on-chip, high performance sample-and-hold amplifier and voltage reference. The AD9224 uses a multi-stage differential pipelined architecture with output error correction logic to provide 12-bit accuracy at 40MSPS data rates and guarantees no missing codes over the full operating temperature range.


The AD9224 combines a low cost high-speed CMOS process and a novel architecture to achieve the resolution and speed of existing hybrid implementations at a fraction of the power consumption and cost.

The input of the AD9224 allows for easy interfacing to both imaging and communications systems. With a truly differential input structure, the user can select a variety of input ranges and offsets. The dynamic performance is excellent.

The sample-and-hold (SHA) amplifier is well suited for both multiplexed systems that switch fullscale voltage levels in successive channels and sampling single-channel inputs at frequencies up to and well beyond the Nyquist rate.

The AD9224's wideband input combined with the power and cost savings over previously available monolithics and hybrids will enable new design applications in communications, imaging and medical applications.

The AD9224 has an on board, programmable reference. An external reference can also be chosen to suit the DC accuracy and temperature drift requirements of the application.



A single clock input is used to control all internal conversion cycles. The digital output data is presented in straight binary output format. An out-of-range signal indicates an overflow condition which can be used with the most significant bit to determine low or high overflow.

### PRODUCT HIGHLIGHTS

The AD9224 is fabricated on a very cost effective CMOS process. High-speed, precision analog circuits are now combined with high density logic circuits.

The AD9224 offers a complete single-chip sampling 12-bit, 40MSPS analog-to-digital conversion function in a 28 pin SSOP package.

**Low Power** - The AD9224 at 390mW consumes a fraction of the power of presently available hybrids and existing monolithic solutions.

**On-Board Sample-and-Hold (SHA)** - The versatile SHA input can be configured for either single ended or differential inputs.

**OUT OF RANGE (OTR)** - The OTR output bit indicates when the input signal is beyond the AD9224's input range.

**Single Supply** - The AD9224 uses a single +5V power supply simplifying system power supply design. The output drivers can be operated from a separate 3V-5V supply if desired.

**Pin Compatible Family.**

## AD9224 - DC SPECIFICATIONS

(  $AV_{DD}=+5V$ ,  $DRV_{DD}=+5V$ ,  $f_{SAMPLE}=40MSPS$ ,  $VREF=2.0V$ ,  $VINB=2.5Vdc$  unless otherwise indicated)

PARAMETER	AD9224	Units
RESOLUTION	12	Bits min
MAX CONVERSION RATE	40	MHz min
INPUT REFERRED NOISE		
VREF=1V	TBD	LSB RMS typ
VREF=2.0V	TBD	LSB RMS typ
ACCURACY		
Integral Nonlinearity (INL)	$\pm 2$	LSB typ
Differential Nonlinearity (DNL)	$\pm 0.5$	LSB typ
No Missing Codes	12	Bits Guaranteed
Zero Error (@25°C)	TBD	% FSR typ
Gain Error (@25°C) <sup>1</sup>	TBD	% FSR typ
Gain Error (@25°C) <sup>2</sup>	TBD	% FSR typ
TEMPERATURE DRIFT		
Zero Error	TBD	PPM/°C
Gain Error <sup>1</sup>	TBD	PPM/°C
Gain Error <sup>2</sup>	TBD	PPM/°C
POWER SUPPLY REJECTION		
$AV_{DD}$ , $DRV_{DD}$ (+5V $\pm$ 0.25V)	TBD	% FSR typ
ANALOG INPUT		
Input Span	2 4	Vp-p min Vp-p max
Input (Vina or Vinb) Range	0 AVDD	V min V max
Input Capacitance	10	pF typ
INTERNAL VOLTAGE REFERENCE		
Output Voltage (1V mode)	1.0	Volts typ
Output Voltage Tolerance (1V mode)	TBD	mV max
Output Voltage (2.0V mode)	2.0	Volts typ
Output Voltage Tolerance (2.0V mode)	TBD	mV max
Output Current (available for external loads) (External load should not change during conversion)	1.0	mA min
REFERENCE INPUT RESISTANCE	5	k $\Omega$ typ
POWER SUPPLIES		
Supply Voltages		
$AV_{DD}$	5	V ( $\pm 5\%$ $AV_{DD}$ Operating )
$DRV_{DD}$	5	V ( $\pm 5\%$ $DRV_{DD}$ Operating )
Supply Current		
$IAV_{DD}$	TBD	mA typ
$IDRV_{DD}$	TBD	mA typ
POWER CONSUMPTION	390	mW typ

### NOTES

- 1 Includes Internal voltage reference drift
  - 2 Excludes internal voltage reference drift
- Specification subject to change without notice.

## AD9224 - AC SPECIFICATIONS

(  $AV_{DD}=+5V$ ,  $DRV_{DD}=+5V$ ,  $f_{SAMPLE} = 40MSPS$ ,  $VREF = 2.0V$ , Differential Input unless otherwise indicated)

	AD9224	Units
SIGNAL-TO-NOISE AND DISTORTION RATIO (S/N+D)		
$f_{INPUT}=2.5MHz$	65	dB typ
$f_{INPUT}=12.5MHz$	63	dB typ
SIGNAL-TO-NOISE RATIO (SNR)		
$f_{INPUT}=2.5MHz$	66	dB typ
$f_{INPUT}=12.5MHz$	64	dB typ
TOTAL HARMONIC DISTORTION (THD)		
$f_{INPUT}=2.5MHz$	72	dB typ
$f_{INPUT}=12.5MHz$	65	dB typ
SPURIOUS FREE DYNAMIC RANGE		
$f_{INPUT}=2.5MHz$	73	dB typ
$f_{INPUT}=12.5MHz$	65	dB typ
Full Power Bandwidth	250	MHz typ
Small Signal Bandwidth	250	MHz typ
Aperture Delay	1	nS typ
Aperture Jitter	4	pS RMS typ
Acquisition to Full Scale Step	TBD	nS typ
Overvoltage Recovery Time	TBD	nS typ

## AD9224 - DIGITAL SPECIFICATIONS

( $AV_{DD}=+5V$ ,  $DRV_{DD}=+5V$  unless otherwise indicated)

PARAMETERS	Symbol	Units
<b>LOGIC INPUTS</b>		
High Level Input Voltage	$V_{IH}$	+3.5 V min
Low Level Input Voltage	$V_{IL}$	+1.0 V max
High Level Input Current ( $V_{IN}=DV_{DD}$ )	$I_{IH}$	+/-10 $\mu A$ max
Low Level Input Current ( $V_{IN}=0V$ )	$I_{IL}$	+/-10 $\mu A$ max
Input Capacitance	$C_{IN}$	5 pF typ
<b>LOGIC OUTPUTS</b>		
High Level Output Voltage ( $I_{OH}=50\mu A$ )	$V_{OH}$	+4.5 V min
High Level Output Voltage ( $I_{OH}=0.5mA$ )	$V_{OH}$	+2.4 V min
Low Level Output Voltage ( $I_{OL}=1.6mA$ )	$V_{OL}$	+0.4 V max
Low Level Output Voltage ( $I_{OL}=50\mu A$ )	$V_{OL}$	+0.1 V max
Output Capacitance	$C_{OUT}$	5 pF typ

Specifications subject to change without notice.

## SWITCHING SPECIFICATIONS

( $T_{min}$  to  $T_{max}$  with  $AV_{DD}=+5V$ ,  $DRV_{DD}=+5V$ ,  $C_L=20pF$ )

PARAMETERS	Symbol	AD9224	Units
Clock Period <sup>1</sup>	$t_C$	25	nS min
CLOCK Pulse Width High	$t_{CH}$	12	nS min
CLOCK Pulse Width Low	$t_{CL}$	12	nS min
Output Delay	$t_{OD}$	TBD	nS min(13nS typ)
		TBD	nS max
Pipeline Delay (Latency)		3	Cycles





Figure 1. AD9224 Timing Diagram

### NOTE

1 The clock period may be extended to 1 ms without degradation in specified performance @25 C  
Specifications subject to change without notice.



#### PIN DESCRIPTION

Name	Description	SSOP, SOIC
CLK	Clock Input	1
Bit 12	Least Significant Data Bit (LSB)	2
Bit 11-2	Data Output Bit	3-12
Bit 1	Most Significant Data Bit (MSB)	13
OTR	Out of Range	14
AVDD	+5V Analog Supply	15,26
AVSS	Analog Ground	16,25
SENSE	Reference Select	17
VREF	Input Span Select Reference I/O	18
REFCOM	Reference Common	19
CAPB	Noise Reduction Pin	20
CAPT	Noise Reduction Pin	21
CML	Common Mode Level (Mid Supply)	22
VINA	Analog Input Pin (+)	23
VINB	Analog Input Pin (-)	24
DRVSS	Digital Output Driver Ground	27
DRVDD	+3 to +5 V Digital Output Driver Supply	28

## ABSOLUTE MAXIMUM RATINGS\*

Parameter	With Respect to	Min	Max	Units
AVDD	AVSS	-0.3	+6.5	V
DRVDD	DRVSS	-0.3	+6.5	V
AVSS	DRVSS	-0.3	+0.3	V
AVDD	DRVDD	-6.5	+6.5	V
REFCOM	AVSS	-0.3	+0.3	V
CLK	AVSS	-0.3	AVDD + 0.3	V
Digital Outputs	DRVSS	-0.3	DRVDD + 0.3	V
VINA,VINB	AVSS	-0.3	AVDD + 0.3	V
VREF	AVSS	-0.3	AVDD + 0.3	V
SENSE	AVSS	-0.3	AVDD + 0.3	V
CAPB, CAPT	AVSS	-0.3	AVDD + 0.3	V
Junction Temperature			+150	°C
Storage Temperature		-65	+150	°C
Lead Temperature (10 Sec)			+300	°C

\* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

